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1571 ABSTRACT 
A neural network processor for solving first-order com- 
petitive assignment problems consists of a matrix of 
N X M  processing units, each of which corresponds to 
the pairing of a first number of elements of {Rj} with a 
second number of elements {Cj}, wherein limits of the 
first number are programmed in row control superneu- 
rons, and limits of the second number are programmed 
in column superneurons as MIN and MAX values. The 
cost (weight) Wgi of the pairings is programmed sepa- 
rately into each PU. For each row and column of PUS, 
a dedicated constraint superneuron insures that the 
number of active neurons within the associated row or 
column fall within a specified range. Annealing is pro- 
vided by gradually increasing the PU gain for each row 
and column or increasing positive feedback to each PU, 
the latter being effective to increase hysteresis of each 
PU or by combining both of these techniques. 
91-98, (1989). 
10 Claims, 6 Drawing Sheets 
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constraints, forcing PUS to hypercube corners and im- 
A constraint on the number of elements of {Ri} that 
may be associated with Cj is equivalent to a constraint 
5 on the number of activated PUS in column j of the PU 
matrix. Similarly, constraints on the number of elements 
be on in row i. Focusing on a single row, a circuit that 
forces Only One neuron to turn On* thus enforcing a 
10 one-to-one assignment, is the winner-take-all (WTA). 
The WTA, via mutual inhibition, allows only the PU 
with the maximum input excitation to become acti- 
vated; 
for solving optimization problems, and has been extended to allow multiple winners in the 
such as allocation scheduling of ners-take-all network,” Advances in Neural Informa- 
segmented data cells queued at input terminals of an tion Systems 1, 0. Touretzky, ed., pp. 634-642, Palo 
tion switching, and other first-order assignment prob- 2o each Riand Cjto be 
lems. associated with a programmable number k,A or  kf of 
elements of the other set, the new architecture pres- 
ented below has generalized the method one step fur- 
ther to allow elements to be independently associated 
Sources and targets) be associated with each other so as 25 The resulting function, the k,m-WTA, uses the variable 
ofone set with an element ofthe others are given. such one-to-several association function is obtained, and by 
an assignment is a class of global optimization problems 3o setting k=m= 1, one-to-one association may be speci- 
that pose a computationa~ bottleneck in a number of fied. obtained, and by setting k=m= 1, one-to-one asso- 
computation-intensive real-time systems. In the assign- ciation may be specified. 
ment paradigm, members of one set {R;1 Z i s M }  (e.g,, Each row and each column is connected using the 
resources) are‘to be assigned to members of another set k,m-WTA. The question whether these multiply over- 
(c:] Z j s N }  (e.g., assign- 35 lapping winner-take-all circuits can still function cor- 
work design of a Banyan network controller,” IEEE 
Journal of Selected Areas in Communication, Vol. 8, 
No. 8, pp. 1428-1438, (1991), who found that WTA and 
k-WTA circuits still function correctly when over- 
(’) 40 lapped arbitrarily. Note, however, that it is possible to 
specify inconsistent blocking constraints which cannot 
all be satisfied simultaneously. Letting (k,x,m,a) and 
(k,c,m,c) be the row and column constraints (MIN,- 
MAX), respectively, a necessary condition for consis- 
NEURAL-NETWORK DEDICATED PROCESSOR plementing annealing. 
FOR SOLVING ASSIGKMEhT PROBLEMS 
ORIGIN OF T H E  INVENTION 
The invention described herein was made in the per- 
ject to the provisions of Public L~~ 96-517 (35 usc 
202) in which the contractor has elected not to retain 
title. 
TECHNICAL FIELD 
formance of work under a NASA contract, and is sub- of {ci> associated with Rispecify how many pus may 
The invention relates to a neural-network processor Other pus are turned Off. The wTA 
particularly to solving first-order assignment problems l5 k-WTA formulation of Majani, et a1.y “On the k-win- 
asynchronous transfer mode (ATM) telecommunica- Alto, Calif., Morgan Kaufrnan Publishers, Inc. (1989). 
the k-WTA 
BACKGROUNDART 
A neural-network architecture for competitive as- 
signment requires that elements of two Sets (e.g., re- 
to minimize the total Cost of the associations. It is as- 
sumed that all pairwise Costs of associating an element 
with a range or window of eh’lents of the other set. 
Pair (km) to specify the minimum and maximum num- 
ber of associated elements. By setting k=m, the k-WT.4 
or targets). 
men1 is denoted by a binary matrix x={Xij), where rectly was addressed by Brown and Liu, “Neural net- 
1 if & is associated with cj and otherwise. 
The total cost of a selected assignment is given by 
COSTTOTAL(X) + .? ? W e i j  i=l j=l  
where Wo is the pairwise assignment cost matrix. As- 
signments are not arbitrary; “blocking” constraints 
specifying the number of elements of {Cj} that may be 45 tency is 
associated with each element Ri, and the number of 
elements of {R;} that may be associated with each Cjare 
given as well. While one-to-one blocking constraints are M N M ,I‘ (2) I kiR S I mfand ,I rn? 2 I k r  most commonly encountered, some applications require i= l  j + l  I+ 1 j=1 J ’  
one-to-several or several-to-several associations. Thus, 50 
the assignment problem is to choose an assignment x The association Costs Wij are distributed throughout 
that minimizes C O S T ~ ~ ~ L ( X )  and satisfies the block- the interconnection matrix. A key to the present assign- 
ing constraints. ment architecture is that association costs are subtracted 
From a circuit implementation standpoint, the tradi- locally from the input PUS representing the assign- 
tional additive neural network for assignment requires a 55 ments, Moopenn, et al., “A neural network for euclidian 
two-dimensional matrix of neurons referred to hereinaf- distance minimization,” Proc. IEEE, Intl. Conf. on 
ter as processing units, PUS, and therefore the connec- Neural Networks, Vol. 11, pp. 349-356, San Diego, 
tion matrix requires a third dimension. As current VLSI Calif., Jul. 24-27, (1988). This tends to inhibit PUS with 
technology is essentially two-dimensional, only small a high association cost while pushing PUS with low 
additive networks may be implemented on standard die 60 energy costs towards activation. Consequently, low- 
sizes, and even nonstandard technologies such as wafer- cost assignment configurations are favored by the k,m- 
scale implementations and chip stacking may limit N WTA circuits. processor can be designed with connec- 
and M to a hundred or so. Larger problem sizes require tions only along rows and columns of a matrix of PUS 
a reformulation of the network model to reduce connec- (to implement the k,m-WTA) and a few global connec- 
tivity. The new architecture presented below has only a 65 tions to all PUS. 
few times more connections than PUS and is compatible The complexity of the assignment problem may be 
with VLSI implementation. Means have been devel- understood by considering that for sets of N and M 
oped for applying association costs, satisfying blocking elements, the ‘number of possible solutions satisfying 
3 
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one-to-one (and in some cases one-to-zero) blocking 
constraints is N!/(N-M)!, assuming NaM. Because the 
problem requires a global solution, it cannot be decom- 
posed without risk of losing the optimal solution. Nev- 
ertheless, when fast solutions are required, the problem 5 
is generally solved either by decomposition or limited 
best-fit search. Search algorithms that find optimal solu- 
tions include Munkres’ method which has a computa- 
tional complexity of O(MN2). See J. Munkres, “Algo- 
rithms for the assignment and transportation problems,” 10 
Journal of the Society for Industrial ADDliCatiOnS, of 
Mathematics, Vol. 5 ,No.  1, pp. 32-38,’(1957) and S. 
Blackman, Multiple-Target Tracking with Radar Ap- 
plications, Artech House Inc., Norwood, Mass., pp. 
397-403, (1986). While more efficient than exhaustive 
enumeration, such algorithms remain computation- 
intensive, requiring seconds or minutes of processing on 
powerful computers. These methods are therefore not 
suitable for many real-time applications. Furthermore, 
for problems with one-to-several and several-to-several 
blocking constraints, the number of possible solutions 
can be considerably larger and no known efficient 
search algorithms exist. Practical applications that fi t  
into this assignment paradigm are detailed below. 
In the military domain, an obvious and time-honored 
application is weapon-target association. Of particular 
importance is .neutralization of intelligent missiles, 
which have attained a position of primary importance 
among munitions in today’s military defense tactics. In 
many cases, the time between threat detection and 
countermeasure deployment is on the order of seconds, 
so the automated detection and decision-making com- 
ponents of a defense system must be highly optimized 
for speed, especially if humans are in the loop as well. In 
an idealized situation, the various threats are identified 
and the most appropriate countermeasures applied. 
Indeed, it may be necessary to allocate several disparate 
countermeasures to the more serious threats, or perhaps 
in some cases several threats may be dealt with by one 
defensive system. Consequently, the traditional one-to- 
one assignment paradigm is no longer adequate. 
Another application is radar tracking of aircraft (e.g., 
at large airports) or missiles (e.g., ICBM tracking as a 
component of Strategic Defense Initiative systems). In 
order to track individual objects from a swarm of tens 
or  hundreds, “blips” from successive radar sweeps must 
be matched. An alternative approach is to use Kalman 
filters to estimate the bearing and velocity of the indi- 
vidual objects and to assign the instantaneous estimated 
positions to the actual positions determined by radar. 
Finally, an application that is becoming increasingly 
important as computer and national telecommunication 
networks convert to the transmission of information 








5 0  
is high-speed network packet switching. Within a com- 55 
munications network the function of a switching node 
can be viewed as an assignment of node inputs to node 
outputs. The blocking constraints require that at any 
one time each input is assigned to one output vice versa. 
The switch may have additional constraints if there is 60 
no direct path from each input to each output. The cost 
of assigning an input to an output depends on whether 
or not the input has data waiting for that output. Cumu- 
lative latency time and packet priority may need to be 
taken into account as well. The assignment paradigm 65 
developed in this application is compatible with a 
switching network having maximal throughput and 
near-optimal delay. 
4 
Traditionally, global optimization problems of this 
competitive assignment type have been solved by com- 
putationally exhaustive searches where the number of 
computations increases as the cube of the number of 
resources. The computational load may be reduced by 
heuristic means, but in that case the solution is not guar- 
anteed to be optimal or even good. 
A means for overcoming the limitations in computa- 
tion speed imposed by serial digital computers is paral- 
lel processing, whether digital or analog. One possible 
method for solving assignment problems is based on 
massively parallel analog computation using neural 
networks. 
The neural network architecture that has received 
the most attention for solving optimization problems is 
the Hopfield network described by Hopfield and Tank, 
“Neural computation of decisions in optimization prob- 
lems,” Biol. Cybern, 52:147-152, (1985). This architec- 
ture, shown in FIG. 1, consists of an array of processing 
operational amplifiers (called neurons but generally 
referred to herein as processing units) interconnected 
fully via a matrix of connecting elements of program- 
mable strength (called synapses). The connection 
strengths of the synapses are variable and it is these 
weight variables that determine the behavior of the 
neural network. 
With few exceptions, neural network applications 
have been mapped onto the additive networks by first 
formulating a Lyapunov function that has energy min- 
ima which correspond to the desired solutions. Typi- 
cally, this “energy equation” is composed of simple 
quadratic terms each of which is minimized when a 
particular application constraint is satisfied. From this 
equation, the interconnection weight matrix is then 
derived by a simple transformation. An alternative ap- 
proach is to use heuristics to implement required con- 
straints directly. 
The system must be configured such that only as 
many PUS can be active in each row or column as al- 
lowed by the blocking constraints, and association costs 
must be incorporated such that as the system settles, or 
relaxes, the better solutions have a competitive advan- 
tage over the other. The PUS apply a nonlinear saturat- 
ing function to the sum of input signals. When they are 
allowed to take on an analog range of values, as would 
generally be the case in hardware implementations, the 
solution space takes the form of an MN-dimensional 
hypercube, the corners of which correspond to the 
assignment decisions. T o  form a complete, unambigu- 
ous solution X, all PUS must relax to saturated “on”.and 
completely “off’ states. 
-This additive network has been used for solving, by 
computer simulation, the concentrator assignment 
problem, a one-to-several assignment problem in which 
multiple elements of the one set (named “sites”) are 
matched with each element of the other set (named 
“concentrators”), as described by Tagliarini and Page, 
“ A  neural-network solution to the concentrator assign- 
ment problem,” Proc. IEEE Conf. on Neural Informa- 
tion Processing Systems-Natural and Synthetic (1988). 
One application of this problem is selecting how goods 
should be distributed from a number of warehouses to a 
chain of retail outlets scattered in a geographic area 
encompassing the warehouses, such that total transport 
distance is minimized. Capacities of the individual con- 
centrators were programmed by allocating kiadditional 
“slack” neuron rows to the basic assignment matrix. 





corresponds to one row’ in the matrix and each set C.u 
element Ci to one column. For a one-to-one assignment (3) 
where kj gives the maximum number of elements sup- 
ported by concentrator j. From this Lyapunov function, 
the required weights for satisfying the blocking and 
neuron on/off constraints were derived. The associa- 
tion costs were heuristically added to the resulting in- 
terconnection matrix. In a series of 100 trials of a small 
5 X 12 problem, the network never found the optimal 
solution, but all solutions were within 0.3% of optimal, 
and most within 0.01%, so it was concluded that the 
network effectively rejected poor solutions. While solu- 
tions of this quality are quite satisfactory for some appli- 
cations, the problem size was very small. Of concern is 
whether more realistic problem sizes would result in 
solutions as good. Also, consider the connectivity com- 
plexity for this architecture. If k, is the largest ex- 
pected kithen the number of connections is O(M2(M + - 
k,&. Such extensive connectivity would pose serious 
difficulties for hardware implementations. 
“Simulated annealing” is one means to improve the 
quality of solutions found by such competitive optimi- 
zation architectures, as described by Kirkpatrick, Gelatt 
and Vecchi, “Optimization by simulated annealing,” 
Science, Vol. 220, pp. 670-680, (1983). Traditionally, 
annealing involves injecting uncorrelated noise into 
each neuron and gradually reducing the level of the 
noise according to an annealing schedule. This has the 
effect of exciting the system out of local minima in the 
energy surface and into deeper minima corresponding 
to better solutions. 
An alternative method of annealing, known as 
“mean-field annealing” is described by Bilbro, et al., 
ING” Advances in Neural Information Processing Sys- 
tems 1, Touretsky, ed., Morgan, Kaufman Publishers, 
Inc., pp. 91-98 (1989) and is especially appealing for 
hardware implementations. It can be implemented by 
gradually increasing the slope of the saturating neuron 
function in the presence of a small level of fixed noise. 
Application of that annealing to significantly improve 
the solutions found by competitive optimization archi- 
tectures is reported by Peng and Reggia, “A connec- 
tionist model for diagnostic problem solving,” IEEE 
Trans. on Systems, Man and Cybernetics, Vol. 19, No. 
Initially, a method for “resettling” the network was 
used in which multiple production operations were 
performed in order to reduce the probability of obtain- 
ing a poor solution. With the incorporation of simulated 
annealing, the network produced quite good solutions 
to small-scale problems without resettling. 
STATEMENT OF T H E  INVENTION 
The classical one-to-one and one-to-several (or sever- 
al-to-one) assignment uroblems mav be mauued onto a 
“OPTIMIZATION BY MEAN FIELD ANNEAL- 
2, pp. 285-289, (1989). 
- 
problem, every PU of the matrix thus represents a 
unique pairing of one element of the set {R,} with one 
5 element of the set {Cj}, or equivalently, one entry of the 
assignment matrix X. For a one-to-several or several- 
to-one assignment problem, every PU of the matrix 
represents a pairing of one element of the set {R,} with 
several elements of the set {C,}, or  several elements of 
10 {R;} with one element of the set {Cj}. For a several-to- 
several assignment problem, which is also possible, 
every PU represents a pairing of one element of the set 
{R;} with several elements of the set {Cj}, and vice- 
versa, in which case the matrix of PUS may need to be 
Thus, in accordance with the present invention, a 
neural network processor for solving first-order com- 
petitive assignment problems consists of a matrix of 
NxM processing units, each of which corresponds to 
2o the pairing of a first number of elements of {R;} with a 
second number of elements {C,}, wherein limits of said 
first number are programmed in row control superneu- 
rons as MIN and MAX values, and limits of said second 
25 number are programmed in column superneurons as 
MIN and MAX values. The weight of the pairings is 
programmed separately into each of the PUS. For each 
row and each column of PUS, a dedicated constraint 
superneuron implementing the k,m-WTA function in- 
3o sures that the number of active neurons within the asso- 
ciated row or column fall within a specified range. 
These constraint superneurons are individually pro- 
grammed with the minimum and maximum number of 
row or  column neurons that may be active. If the actual 
35 number of active PUS is outside of this range, the row or 
column superneuron alters an excitatory signal that is 
presented in parallel to the PUS of that row/column, 
with the effect that additional PUS are turned on or off 
to comply with the programmed range. 
Annealing is provided by gradually increasing the 
PU gain for each row and column or increasing positive 
feedback within each PU, the latter being effective to 
increase hysteresis of each PU or  some combination of 
one or  both of these techniques with other known tech- 
45 niques for annealing. The result is a control of the set- 
tling of the PUS to a final stable solution in which some 
PUS are turned on, specifying that the corresponding 
association should be made, and some are turned off, 
specifying that it should not be made. It is the stable 
50 pattern of on and off PUS that gives the solution to the 
programmed problem. 
l5 rectangular rather than square. 
40 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 illustrates schematically a.prior-art Hopfield 
FIG. 2 illustrates schematically a neural network 
processor for solving linear global optimization prob- 
lems in accordance with the present invention. 
FIG. 3 illustrates a logic diagram for each processing 
FIG. 4 illustrates schematically a logic diagram for a 
constraint superneuron for column and row constraint 
superneurons CCSi and RCS;. 
55 feedback neural network. 
60 unit Le., (PU), i.e., neuron cell of FIG. 2. 
summing architecture’by allocating an NxM matrix of 
neurons,- referred to hereinafter as “processing units” 65 menting the logic diagrams shown in FIGS. 3 and 4. 
(PUS) or more simply as “units,” to a first set of re- 
source elements R.v and a second set of consumer or  
target elements CM, such that each set R.y element R; 
FIGS. 5 and 6 illustrate CMOS circuits for imple- 
FIG. 7 illustrates sigmoid characteristic gain curves 
A, B and C programmed by a host computer for anneal- 




FIG. 8 illustrates a single sigmoid gain curve and the 
effect of increasing positive feedback in each PU to 
gradually increase hysteresis and thus provide a new 
method of annealing in the PU network. 
DETAILED DESCRIPTION O F  THE 
INVENTION 
It should be noted that the implementation described 
below differs in several respects from the Hopfield 
network. While it cannot be used to solve higher-order 
optimization problems, such as the traveling salesman 
problem, it can be used to perform resource allocation 
in an efficient manner with respect to circuit complex- 
ity. The architecture differs from the Hopfield network 
in that the interconnections are sparse, all have unit 
weight, and the programmable variables are stored in 
explicit memory cells rather than being distributed 
throughout a synaptic matrix. In addition, means for 
annealing may be readily provided. Finally, constraints 
are programmed via separate column and row super- 
neurons that apply excitation and inhibition signals to 
the neuron cells. Such structures are not implicit in the 
Hopfield network. 
Referring to FIG. 2, a neural network processor for 
solving linear global optimization problems is com- 
prised of a matrix of MxN processing units (PUS) 10 
each of which corresponds to the pairings of M re- 
sources with N consumers or targets, either on a one-to- 
one, one-to-several, several-to-one, or several-to- 
several basis. The cost of the pairings represented by an 
input Wgat a terminal of each PU is programmed and 
stored in the PUS, as will be described below with refer- 
ence to FIG. 3. For each row, a constraint superneuron 
(RCS) 11 is provided to insure that the number of active 
neurons within the row fall within a desired range of 
MIN to MAX. 
For an aircraft assignment problem of scheduling 
airplanes (resources) to flight routes or destinations 
(targets), MIN= 1 and MAX= 1, but for other problem 
MIN and MAX may have different values, such as in 
the problem of assigning multiple weapons for each 
target, individually assigning each weapon equipped 
with multiple projectiles to multiple targets, or assign- 
ing several weapons equipped with multiple projectiles 
to multiple several targets. Similarly, for each column, a 
constraint superneuron (CCS) 12 is provided to insure 
that the number of active PUS within the column fall 
within a desired range. The row and column constraint 
superneurons are individually programmed with the 
minimum (MIN) and maximum (MAX) number of row 
and column PUS that may be active. As in the case of 
programming cost into the PUS, the MIN and MAX 
values programmed are individually determined and 
explicitly stored in the superneurons. 
A computer 24 is programmed to control all parame- 
ters of each PU 10, as will be described more fully with 
reference to FIG. 3. If the actual number of active PUS 
contributing current in a sense line 13a (or 14u) con- 
nected to an input of a superneuron 11 (or 12) is outside 
of this range, the superneuron determines that the 
summed current on the sense line is too high or too low 
by comparison with the MIN and MAX value stored in 
the superneuron and increases or decreases an excit- 
atory signal at an output terminal that is presented in 
parallel to the PUS of that row or column over an excite 
line 136 (or 146). This will tend to activate or deactivate 
additional PUS in that row or column bringing the num- 
ber of active PUS into compliance with the MIN, MAX 
range. Optionally, a global constraint superneuron (not 
shown) may be provided to constrain the total number 
of active PUS to a desired range, although in practice 
that may not be necessary for most applications. Also 
5 required is some means for annealing (controlling the 
settling) of the network which will be described with 
reference to FIGS. 3 and 4. 
The organization of each PU is shown schematically 
in FIG. 3. A summing circuit comprised of four variable 
10 gain amplifiers 16, 17,18 and 19 connected to a current 
summing junction Js serves to sum the individual input 
signals from a cost memory 20, row superneuron 11 via 
row excite line 136 and column superneuron 12 via 
column excite line 146. The fourth amplifier 19 applies 
15 positive feedback to the summing junction to provide 
some hysteresis in order to force the network to  settle in 
an orderly manner. 
This positive feedback can be used for annealing the 
network by gradually increasing the positive feedback 
20 to the amplifier 19, thus gradually increasing the hyste- 
resis of the network. This is readily accomplished by 
gradually increasing the gain of the amplifier 19 by a 
programmed parameter H issued by the host computer 
24 to all superneurons in parallel. 
The currents summed at the junction Jsflow through 
a transimpedance circuit 21 shown in FIG. 3 schemati- 
cally as a potentiometer, but in practice implemented 
with active electronic elements in a circuit. The circuit 
21 converts the summed current to a voltage, the excur- 
30 sion range of which is limited by the forward voltage 
drop of diodes D1 and D2. The level of the resulting 
voltage signal is converted to a unidirectional current in 
transconductance amplifier 23. The effective resistance 
of the circuit 21 is controlled by a gain control signal 
35 from the host computer 24 for all RCS and CCS super- 
neurons only one of which is shown in FIG. 3. The 
variable gain circuit 21 connected to the summing junc- 
tion J,may be used to achieve a variable slope sigmoidal 
characteristic for annealing the PUS. Thus, by increas- 
40 ing the variable gain as solution of the problem pro- 
gresses, annealing can be provided. 
The output current of the transconductance amplifier 
23 is duplicated by current mirrors 25, 26 and 27. The 
current mirror 25 drives its current onto a row sense 
45 line 13a and the current mirror 26 drives its current onto 
a column sense line 14u of the matrix shown in FIG. 2. 
The output of the third current mirror 27 is coupled to 
a PU sense output line 28 by a MOS transistor gate 29. 
That gate and output line is used by the host computer 
SO 24 to poll each of the PUS after the solution to the prob- 
lem has been reached. That is done by addressing the 
gate 29 for connecting the output line 28 of the PU to 
the host computer 24 using an addressing gate 30 so that 
when both row and column select .terminals are acti- 
55 vated the MOS gate transistor 29 is turned on. If the 
voltage signal coupled to the line 28 by the “on” transis- 
tor is zero, the PU is in an “off’ state; otherwise the PU 
is in an “on” state. It should be noted that the addressing 
gate 30 is also used by the host computer during initial- 
60 ization to program an explicit cost factor to be stored in 
a memory 20 of the individual PU via a MOS transistor 
gate 22. The cost term Wg is provided as an analog 
signal stored in the PU using, for example, a capacitor 
C1 as shown. 
The variable gain amplifiers 16, 17, 18 and 19 are 
preferably implemented with MOS transistors in order 
to provide high input impedance. The gain control 





fiers 16, 17 18 and 19 set the gain factors for the activa- 
tion signals on the row and column excitation lines 13b 
and 14b driven by row and column superneurons 11 and 
12, and for the association cost Wgspecific to each PU 
10 as shown in FIG. 2. The bias voltage applied to the 
amplifier 19 sets the level of positive feedback to the 
summing junction Js in order to provide the desired 
hysteresis in the PU. 
The host computer 24 is programmed to set those 
scaling bias voltages X, Y, 2 and H which are applied in 
parallel to all the neurons. All except H are parameters 
that are set during an initialization period, as are the 
associating costs Wg for the separate PUS set individu- 
ally. The host computer similarly sets the bias for the 
transconductance amplifier 23 and the gain for the tran- 
simpedance circuit 21 (represented in FIG. 3 as a 
dashed line) for variable gain control of the PU. In 
practice, that gain would be a voltage signal applied to 
the transimpedance circuit 21 during the initialization 
phase, but the gain for the transimpedance circuit 21 
schematically represented in FIG. 3 as a potentiometer 
could be programmed by the host computer to increase 
as a solution to the problem progresses for annealing, as 
could the parameter H for increase of the positive feed- 
back to the summing junction J1. Thus, either increased 
gain or  increased feedback, or both, may be used for 
annealing the network during operation for solution of 
a problem. 
Referring to FIG. 2, it is evident that row and column 
excitation lines 130 and 14u serve to provide feedback 
from each row superneuron 11 to the Pus 10 of a related 
row, and from each column superneuron 12 to the PUS 
10 of a related column. The row and column superneu- 
rons 11 and 12 are identical in organization and opera- 
tion. Consequently, the organization of one superneu- 
ron shown in FIG. 4 applies to bcth. What is unique to 
each is the constraint window bounds, the programmed 
MIN and MAX number of PUS that may be on which 
are set during initialization of the network for a prob- 
lem. 
Referring to FIG. 4, an AND gate 34 is used to ad- 
dress a row superneuron 11 (or column superneuron 12) 
that is in the same row (or column) with which it is 
associated to turn on MOS transistors 35 and 36, thus 
enabling MIN and MAX voltages programmed by the 
host computer 24 (FIG. 3) to be stored on respective 
capacitors C2 and C3 during the initialization phase. 
Those voltages remain stored throughout the duration 
of the problem due to the high input impedance of MOS 
comparators 37 and 38. However, as in the case of stor- 
ing a cost factor Wgin each PU, the MIN and MAX 
values may be entered and stored in digital form and 
then converted to analog form for comparison with the 
value of the row (or column) sense line in a superneuron 
11 (or 12). 
The comparators 37 and 38 compare the summation 
current of PUS connected to the associated row (or 
column) sense line 13a (or 140) with the MIN and MAX 
voltage levels stored in capacitors C2 and C3. The com- 
parators each have high gain and drive the charge and 
discharge circuits 39 and 40. These control the voltage 
on an output capacitor C4 which provides the excitation 
voltage signal on a row (or column) excitation line 13b 
(or 146) associated with the superneuron. 
In response to the excitation voltage signal fed back 
from the row (or column) superneuron to the PUS, the 
associated row (or column) of PUS adjusts to maintain 















on within the specified MIN-MAX window. If the row 
(or column) MIN stored in capacitor C2 exceeds the 
associated row or  column current signals summed on an 
associated row (or column) sense line 130 (or lk), as 
determined by the comparator 37, the charge circuit 39 
will add charge to the capacitor C4, thus increasing the 
voltage signal on the row (or column) excitation line 
130 (or 140) to cause more neurons in the associated 
row (or column) to turn on. If, on the other hand, the 
row (or column) current signals summed on the sense 
line 13a (or 140) exceeds the MAX stored in the capaci- 
tor C3, as determined by the comparator 38, the dis- 
charge circuit 40 will drain charge from the capacitor 
C4, thus decreasing the voltage signal on the row (or 
column) excitation line 136 (or 14b) to cause fewer PUS 
in the associated row (or column) to remain on. 
The row sense line 13a and the column sense line 140 
will sum the currents from respective rows and columns 
of PUS. Consequently, it should be noted that either the 
current signal on the sense line must be converted to a 
voltage signal for comparison with the MIN and MAX 
signals stored in capacitors C2 and C3, or the MIN and 
MAX signals must be converted to proportional current 
signals for comparison with the current signal on the 
sense line. The CMOS circuit diagram of the superneu- 
ron shown in FIG. 6 effectively converts the MIN and 
MAX voltage to current and compares currents. 
It is desirable to control the charge-discharge time 
constant of the capacitor (i.e., the rate at which current 
will flow through the circuits 39 and 40 to or  from the 
capacitor C4). That is set by the host computer 24 (FIG. 
2) via a line 41 for the optimum speed of operation in 
solving global optimization problems of resource allo- 
cation. While speed may always be desired, a longer 
time constant in the feedback to the PUS may be re- 
quired in order to avoid having the PU network oscil- 
late about the final solution before it settles, or settles to 
a poor solution. This is distinct from the need for an- 
nealing which requires increasing the annealing factor 
as solution of the problem progresses. Consequently, 
the time constant is set during initialization of the net- 
work and stored in the host computer 24. 
An analog VLSI implementation of the neuron net- 
work processor of FIG. 2, organized as shown in FIGS. 
3 and 4, will now be described, first with reference to 
FIG. 5 for a CMOS circuit that implements a single PU 
10 shown in FIG. 3 for the neuron network processor, 
and then with reference to FIG. 6 for a CMOS circuit 
that implements a single superneuron 11 (or 12) shown 
in FIG. 4. Each superneuron provides and enforces 
constraints in matching resources to expenditures (con- 
sumers) in each row and column. Both the PU circuit of 
FIG. 5 and the superneuron circuit of FIG. 6 have been 
designed and fabricated using a 2 pm n-well CMOS 
technology. For the convenience of associating the 
CMOS circuit diagrams of FIGS. 5 and 6 with the 
organization diagrams of FIGS. 3 and 4, the same refer- 
ence numerals employed in FIGS. 3 and 4 are used in 
FIGS. 5 and 6 to refer to sections of active MOS transis- 
tor elements that are interconnected to provide the 
required functions described above. 
Referring to FIG. 5, the adderha ler  network de- 
scribed with reference to elements 16 through 19 and 21 
has been implemented as an extension of the differential 
difference amplifier described by E. Saeckinger and W. 
Guggenbuehl, “A versatile building block: The CMOS 
differential difference amplifier,” IEEE J.  Solid-State 
Circuits, SC-22, No. 2, 287-294, April 1987, to include 
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four sections 16, 17, 18 and 19 connected to junction Js tors 4 3 1  and 4 3 2  are subtracted from I.wxand I,w.v, and 
for summing inputs from the row and column excitation the resulting currents are converted to voltages applied 
Jines 136 and 146 with the cost Wgfrom capacitor CI. to the gates of transistors 4 3 4  and 4 3 3  of charge and 
An addressing circuit 30 responds to row and column discharge circuits 39 and 40. The overall result is that 
address signals to enable transistor 22 to conduct a cost 5 the activation level of the PUS on sense line 13a (or 14u) 
signal Wg into the capacitor C1. That transistor and is compared with I ~ ~ x a n d  1 ~ 1 . ~ .  If the PU activation 
capacitor together function as the cost memory (Sam- level is higher than IMAX, transistor 4 3 3  is turned on and 
ple-and-hold section) 20. Diode-connected source tran- capacitor C4 is discharged until the PU activation de- 
sistors Q1 through 4 8  are used to reduce the gain of the creases to a level equal to IMAX. Similarly, if the PU 
differential difference amplifiers 16 through 19. Transis- 10 activation level is less than IMIN, transistor Q34is turned 
tors 4 9  and Qlo  are similarly used in the variable gain on to charge the capacitor C4 to increase neuron activa- 
control transimpedance circuit 21. The summing junc- tion to a level equal to 1 ~ 1 ~ .  If the neuron activation 
tion Js is clamped by source transistors Qll and 4 1 2  level is within the window between and IMI.vand IMAX, 
diode-connected to function as clamping diodes DI and neither of the transistors 4 3 4  and 433 in the charge and 
D2 at the input to the variable gain transimpedance 15 discharge circuits 39 and 40 is turned on, and the charge 
circuit 21 which electronically varies gain in response stored in the capacitor C4 remains unchanged. 
to a gain control input signal. Initially, the capacitor C4 is uncharged at the com- 
The level of the output signal at junction J, is shifted mencement of problem solution and so transistor 4 3 4  
in the transconductance amplifier 23 to a desired level in will be turned on to charge the capacitor C4, thus allow- 
response to a bias signal applied to the amplifier 23 20 ing additional PUS to be turned on. As PUS turn on and 
comprising MOS transistors Q19, 420, 4 2 1  and 422.  The off while searching for a solution, the number of PUS 
current output of MOS transistor 4 2 2  is reflected by turned on will increase until Iicrm; is exceeded. The 
MOS current mirrors 25, 26 and 27 onto output lines. charge on the capacitor Cqwill then remain constant. If 
The output lines of the current mirrors 25 and 26 are so many PUS are turned on that IMAXis exceeded, tran- 
connected directly to row and column sense lines 13a 25 sistor 4 3 3  is turned on to discharge the capacitor C4. 
and 14u. The output of the current mirror 27 is con- This “hunting” will continue until the PU network 
nected to a PU sense output line 28 by the MOS transis- reaches a stable condition which is a solution to the 
tor 29 addressed through AND gate 30 comprised of problem. In order to avoid oscillations, the superneuron 
MOS transistors 4 2 3  through 4 2 6  arranged in a NOR time constant is made larger than the PU time constant 
logic configuration which requires both the row and 30 by a superneuron time-constant control signal applied 
column select signals to be at a zero Boolean logic level to a MOS transistor connected as a diode D3 to sink 
to enable the transistor 29 to conduct, thus providing a current. This provides a time constant control voltage 
logic AND function in addressing the transistor 29. As signal to the gates of transistors 4 3 5  and 4 3 6  to control 
noted with reference to FIG. 3, the addressing gate 30 the discharge rate of the capacitor C4. The time-con- 
also enables MOS transistor 22 in the cost memory 20 in 35 stant signal applied to transistor 4 3 6  is mirrored to tran- 
order that the capacitor Cl may receive and store a cost sistor 4 3 7  to set the charge rate by setting the conduc- 
input voltage signal WG. tion level of transistor 438 .  In that manner, the conduc- 
It should be noted that all MOS transistors in FIG. 5 tion level of transistors 4 3 5  and 4 3 8  determine the rate 
are of the NMOS type except those shown with a small of change in the charge level of capacitor C4. 
circle at the gate which is a conventional way in CMOS 40 As noted hereinbefore with reference to FIGS. 3 and 
technology of indicating that those MOS transistors are 5, the host computer 24 shown in FIG. 3 controls gain 
of the PMOS type. That convention is also used in FIG. of the PUS at the variable gain control element 21. This 
6 which illustrates the CMOS circuit used for the row may be used for annealing by gradually increasing PU 
and column constraint superneurons (RCS and CCS). gain until PUS turn on or off, a condition of the PU 
Row and column address gate 34 is implemented as a 45 network that is stable. This variable gain annealing 
NOR gate with MOS transistors as is the gate 30 in the technique is illustrated by the sigmoid characteristic 
PU circuit of FIG. 5 It enables MOS transistors 35 and curves A, B and C shown in FIG. 7. As the gain is 
36 to store MAX and MIN voltages (the constraint increased, the sigmoid shape of the curve A becomes 
window bounds) in capacitors C2 and C3. A row or more pronounced as shown by the curves B and C, and 
column PU sense signal on line 13a (or 14u) is compared 50 the slope of the curves in the central portion increases. 
with the window bounds in comparators 37 and 38. The As a result, the distribution of PUS at levels between 
activation signal on the sense line 130 (or 14u) is first ON and O F F  begins to clearly separate between those 
applied to MOS transistor 430  connected as a diode in that are more conductive from those that are less con- 
order to  sink current. The voltage on the gate of the ductive by driving those more conductive toward satu- 
transistor 430  is also applied to the gate of transistors 55  ration and driving those less conductive toward cutoff 
4 3 1  and 4 3 2  which duplicate the row or column activa- until finally they become fully segregated with some on 
tion current signal. As a consequence, comparators 37 at saturation and others completely off. This is the clas- 
and 38 compare the summation current on the sense line sic annealing method for neural networks of the prior 
130 (or 14a) from row (or column) PUS mirrored by art. 
transistors 4 3 1  and 4 3 2  with currents generated by dif- 60 An alternative annealing method is to provide posi- 
ferential amplifiers of the comparators 37 and 38 com- tive feedback in each PU and gradually increase the 
prised of MOS transistors 441, 442, 4 4 3  and transistors feedback, thereby gradually increasing the hysteresis of 
444, 445, 4 4 6  that convert the voltages stored in the the PU. This method is illustrated in FIG. 8 by a single 
capacitors C2 and C3 into 1~1.v and IMAX currents. sigmoid curve with levels of PU conduction distributed 
The range of MIN and MAX currents may be set by 65 between the extremes of ON and OFF. As positive 
adjusting the gate voltage of transistors 4 4 2  and 4 4 3  of feedback is increased, those at a level of conduction 
comparator 37 and transistors 4 4 5  and 4 4 6  of compara- above a midpoint will begin to move closer to satura- 
tor 38. The sense line current mirrored by MOS transis- tion, and those below will begin to move closer to shut- 
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off, until finally those above are on fully and those 2) An NxM assignment cost matrix (W,,) giving the 
below are completely off. As a result, the segregation of cost of pairing any R, to any C,. 
PUS between ON and OFF is more quickly and posi- 3) Blocking constraints that specify the number of C 
tively achieved. This new hysteresis annealing method elements that may be paired with any R,, and the 
is preferred for the neural-network dedicated processor 5 number of R elements that may be paired with any 
above, or in combination with the prior-art gain 4) A binary assignment matrix X=(xlj), where x,/= 1 
method, in which case the slope of the sigmoid curve of if R; is associated with C, and x,j=O otherwise. 
FIG. 8 is increased as feedback (hysteresis) of the PUS The present invention gives an assignment matrix X that 
is increased. 
TO ihst rate  the manner in which the invention is to A neural-network architecture has been described 
be used, a situation is shown in which 70 scattered retail that is capable of solving first-order assignment prob- 
stores are to be supplied by 20 warehouses among them lems larger than 64x64 in size. By reducing connectiv- 
and each warehouse can S~PPlY to 3 or  4 stores. To map ity to the Same order as number of processing units 
this problem onto the neural-network dedicated proces- 15 (neurons), the architecture is amendable to hardware 
sor* the warehouses and Stores are numbered, each implementation. Blocking constraints may be indepen- 
warehouse is mapped Onto One pu row, and each store dently set for each element to be one-to-one, one-to- 
is mapped Onto a pu The weights are given by 
the distances between the stores and warehouses. If 
to 10 miles of distance, and store 1 was 4.6 miles from 
'' then the weight programmed into pu 
disclosed over the prior-art gain method referred to Cj. 
10 minimizes Equation (1). 
several, OF even a range of several-to-several acceptable 
pairings. This degree of flexibility is unmatched by any 
,chysterebic annealing,,, implemented by increasing Over 
time the levels of positive feedback within processing 
such that PU (13) is selected, and a digital-to-analog 25 and goodness of solution may be explicitly pro- 
converter in the host computer's backplane would be 
be expected to settle in time scales of tens or  hundreds plied to the COST terminal. 
of microseconds-orders of magnitude faster than other 
used of possibly rows and columns. The 3o methods that can guarantee a good or optimal solution. 
ming M I N = M ~ X = O  levels into the superneurons of has been illustrated and described with some modifica- 
those unused rows and columns. The superneurons for tions and for w ~ ,  and MAX 
the rows that are used are programmed with M I N = ~  values in digital form in the network that is otherwise 
and MAX=4 since each warehouse can supply from 3 35 implemented as an analog neural-network processor, it 
4 stores. superneurons f r u ed columns are pro- is recognized that other modifications and equivalents 
grammed with MIN = 1 and MAX= 1 since each may readily occur to those skilled in the art. Conse- 
is to be supplied by only one warehouse. N~~~ that quently, it is intended that the claims be interpreted to 
conversion factors must be experimentally measured cover such modifications and 
that give the voltage levels corresponding to MIN or 40 * 
MAX thresholds of 1, 3 and 4. 1. A neural-network dedicated processor for solving 
addition, the gain control is set initially so as to first-order assignment problems by allocating a matrix 
give a shallow sigmoid slope. After these values have of NxM processing units, wherein assignment is of one 
been programmed, the network will settle into a state or  several elements of a first set (R;} of elements which 
such that all PUS are partially on, with activation corre- 45 correspond to one of N rows in Said matrix, to one Or 
sponding generally to the inverse of the cost, but also Several elements of a Second set {c,} which corre- 
influences by the row and column superneurons. At this sponds to one OfM COhmns in Said matrix, 
point, annealing is applied by slowly increasing the each processing unit Pub at an intersection ij Of a set 
sigmoid gain and/or the PU positive feedback (hystere- {R,} in a row and of a set {Cj} in a column having 
sis). This forces all PUS to approach over time a fully-on 50 an output c ~ r e n t  conducting line connected to a 
or  fully-off state. While annealing is proceeding with a row sense line RSLjand a column sense Iine CSL,, 
slow time constant, the superneurons, with a faster time a first input terminal connected to a row excitation 
constant, are changing their activations to insure that line RELjand a column excitation line CELjand a 
blocking constraints remain satisfied (i.e., 3 or 4 stores unit output terminal, 
are serviced by each warehouse, and each store is ser- 55 each of said processing units corresponding to the 
vices by only one warehouse). After annealing has pro- pairing of one of said first set of elements {R;} with 
ceeded to the point where only some of the PUS are one of said second set of elements {Cj}, 
fully on, the rest are off, and the pattern of on and off means for initially programming a separate weight of 
PUS is stable, a solution has been generated. The host said pairing into each of said processing units as a 
computer then accesses each PU in turn by activating 60 cost factor Wij, 
its output gate transistor 29 and noting the PU state. a set {RCS;} of N row control superneurons associ- 
This gives the assignment matrix X directly. ated with said N rows of processing units, each row 
From this illustration of an assignment, it is evident control superneuron having an input terminal and 
how virtually any assignment problem may be mapped, an output terminal, 
given: a set {CCSi) of M column control superneurons asso- 
1) Two sets {R;l<i<M) and {C;l<j<N} (e.g., ciated with said M columns of processing units, 
warehouses and retailers) whose elements are to be each column control superneuron having an input 
assigned to each other. terminal and an output terminal, and 
each programmed into the memory corresponded 2o other algorithm for assignment. The novel method of 
(lY1) be 0'46 The weight be down- units, guarantees system convergence and a maximum 
loaded by the appropriate digita1 convergence time. The tradeoff between settling tirne 
used to generate the 0.46 volt level that would be ap- grammed' have shown that the system can 
In this simple case, 2o rows and 7o columns would be 




means for initially programming a separate minimum specified cost factor in each processing unit, and a sam- 
and maximum number of processing units of the pling gate responsive to said logic gate for coupling said 
first set {R;} that may be conducting a current onto weight factor Wg into said storage means. 
said row sense line RSLi, and initially program- 5. A neural-network dedicated processor as defined 
ming a separate minimum and maximum number of 5 in claim 4 wherein said means for probing said output 
processing units of the second set {Ci> that may be terminal of each processing unit is comprised of a sam- 
conducting a current onto said column sense line pling gate responsive to said separate logic gate in each 
CSLj, processing unit responsive to said address line i and said 
each row sense line RSLiconnected to sum output address line j. 
currents of each processing unit in row i being 10 6. A neural-network dedicated processor as defined 
connected to said input terminal of a row control in claim 1 including 
superneuron associated with row i, and 
each column sense line CSLj connected to sum 
output currents of each processing unit in a col- 
umn j connected to said input terminal of a col- 15 
umn control superneuron associated with col- 
umn j, 
each row control superneuron having said output 
terminal connected to each processing unit of an 
associated row of units through a row excitation 20 
line for voltage feedback, and 
each column control superneuron having said out- 
put terminal connected to each processing unit 
of an associated column of units through a col- 
umn excitation line for voltage feedback, 
means within each processing unit PUij for summing 
excitation s.ignals on said row and column excita- 
tion lines which are connected thereto with a signal 
representing said programmed cost factor Wy, 
means for coupling said summing means within each 30 
processing unit Pug  onto a row sense line RSL;, a 
column sense line CSLj, and said output terminal of 
said processing unit PUlj, and 
means for probing said unit output terminal of each 
processing unit PUijto determine which processing 35 
units are conducting current onto associated row 
and column sense lines, thereby to determine the 
solution of said problem after all processing units 
have been driven to a stable pattern of conducting 
and not conducting a current onto said row and 40 
column sense lines. 
25 
2. A neural-network dedicated processor for solving 
first-order assignment problems as defined in claim 1 
wherein said means for coupling said summing means 
onto a row sense line, a column sense line, and said unit 45 
output terminal includes positive feedback control 
means and means for programming said positive feed- 
back control means for an increase of said positive feed- 
back while solving a first-order assignment problem, 
thereby annealing said neural-network dedicated pro- 50 
cessor to force it toward said solution. 
3. A neural-network dedicated processor for solving 
first-order assignment problems as defined in claim 2 
wherein said means for coupling said summing means 
onto a row sense line, a column sense line, and said unit 55 
output terminal includes gain control means and means 
for programming said gain control means for an in- 
crease of said gain while said positive feedback is in- 
creased for more rapid annealing of said neural-network 
4. A neural-network dedicated processor as defined 
in claim 1 wherein said means for programming a sepa- 
rately specified cost factor Wijfor each processing unit 
is comprised of a separate logic gate in each processing 
unit responsive to an address line i and an address line j, 65 
where lines i and j are associated with a row and a 
column of processing units that intersect at each pro- 
cessing unit addressed, means for storing said separately 
dedicated processor. 60 
means for initially specifying said number of said first 
set of elements {R;} paired with said number of 
said second set of elements {Ci} by programming 
into each row control superneuron a minimum and 
a maximum number of processing units of row i 
that may be in a condition to conduct current onto 
a sense line RSLi and programming into each col- 
umn control superneuron a minimum and a maxi- 
mum number of processing units in column j that 
may be in a condition to conduct current onto a 
sense line CSLj, said specifying means comprising 
a minimum-number storage means and a minimum- 
coupling gate for coupling a voltage signal rep- 
resenting said minimum number into said storage 
means, 
a maximum-number storage means and a max- 
imum-coupling gate for coupling a voltage signal 
representing said maximum number into said 
storage means, and 
a logic gate responsive to an address line i and an 
address line j, where lines i and j are associated 
with a row and column of processing units for 
selecting said minimum-number and maximum- 
number storage means, said logic gate being 
connected to enzble said minimum-coupling and 
maximum-coupling gates to couple minimum- 
and maximum-number voltage signals to said 
respective minimum-number and maximum- 
number storage means, 
wherein each row superneuron i includes means for 
comparing a signal on said row sense line RSL; 
with said minimum-number and said maximum- 
number voltage signals, and means for adjusting 
a signal on said row excitation line RELi by 
increasing said signal if below said stored mini- 
mum-number voltage and decreasing it if above 
said stored maximum-number voltage, and 
wherein each column superneuron j includes 
means for comparing a signal on said column 
sense line CSLj with said minimum and maxi- 
mum, and means for adjusting a signal on said 
column excitation line CELj by increasing said 
signal if below said stored .minimum-number 
voltage and decreasing said signal if above said 
stored maximum-number voltage. 
7. A neural-network dedicated processor as defined 
in claim 6, including means for comparing a sense line 
signal with a minimum-number and a maximum-number 
signal, wherein said means for adjusting a signal on said 
row and column excitation lines in respective row and 
column superneurons is comprised of means for storing 
an output excitation signal level and separate increase 
and decrease means responsive to said means for com- 
paring a sense line signal with a minimum-number and a 
maximum-number voltage signals, respectively, for 
increasing and decreasing said output signal level in said 
storage means, thereby to adjust a row or column exci- 
5,195,170 
17 18 
tation signal to be between said minimum-number and ming excitation signals, a programmable positive feed- 
said maximum-number. back circuit connected to said summing means within 
in claim 7 wherein said means for Storing an output increase in positive feedback in all said processing units 
excitation signal level is comprised of a storage capaci- 5 in unison, whereby annealing said neural network is 
comprised of a charge circuit and discharge circuit, which each processing unit is either driven to conduct respectively, and said charge circuit and said discharge at saturation or driven to be nonconducting. circuit of each superneuron includes means responsive 
to a programmed signal specifying a rate of change of 10. In a neural network as defined in claim 9, includ- 
said charge and discharge circuits, thereby to specify ing a programmable gain Control means connected to 
the rate at which said storage capacitor charges or dis- said summing means for programming an increase in 
charges to adjust said excitation line to be between said gain in all said processing units in unison, whereby more 
minimum -number and said maximum -number voltages. rapid annealing of said neural network may be 
8. A neural-network dedicated processor as defined each processing unit, and means for programming an 
tor, and said separate jncrease and decrease are achieved as operation progresses toward a stable state in 
9. In a neural network having a matrix of processing I5 achieved. 
units and means within each processing unit for sum- * * * * *  
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